Subspace Trajectory Piecewise-Linear Model Order Reduction for Nonlinear Circuits
Xiaoda Pan 1, Hengliang Zhu 1*, Fan Yang 1, Xuan Zeng 11 State Key Lab. of ASIC & System, Microelectronics Department, Fudan University, Shanghai, P.R. China.
Received 7 May 2012; Accepted (in revised version) 5 November 2012
Available online 6 February 2013
Despite the efficiency of trajectory piecewise-linear (TPWL) model order reduction (MOR) for nonlinear circuits, it needs large amount of expansion points for large-scale nonlinear circuits. This will inevitably increase the model size as well as the simulation time of the resulting reduced macromodels. In this paper, subspace TPWL-MOR approach is developed for the model order reduction of nonlinear circuits. By breaking the high-dimensional state space into several subspaces with much lower dimensions, the subspace TPWL-MOR has very promising advantages of reducing the number of expansion points as well as increasing the effective region of the reduced-order model in the state space. As a result, the model size and the accuracy of the TWPL model can be greatly improved. The numerical results have shown dramatic reduction in the model size as well as the improvement in accuracy by using the subspace TPWL-MOR compared with the conventional TPWL-MOR approach.AMS subject classifications: 94C05, 93A15, 68U07, 68U20, 41A21
Notice: Undefined variable: pac in /var/www/html/issue/abstract/readabs.php on line 164
Key words: Trajectory piecewise linear model order reduction, nonlinear circuits.
Email: email@example.com (X. Pan), firstname.lastname@example.org (H. Zhu), email@example.com (F. Yang), firstname.lastname@example.org (X. Zeng)